Controller to detect malfunctioning address of memory device

ABSTRACT

A controller includes an internal memory to store an address and a memory control unit operatively coupled with the internal memory. The memory control unit includes logic to identify a malfunctioning address of primary data storage elements within an external memory device, the external memory device being another semiconductor device separate from the controller, store the malfunctioning address in the internal memory, and transmit, to the external memory device, a command to initiate a repair of the malfunctioning address using redundant data storage elements and an indication of an address associated with the malfunctioning address.

RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No.14/918,148, filed Oct. 20, 2015, now U.S. Pat. No. 9,378,849, issuedJun. 28, 2016, which is a continuation of U.S. patent application Ser.No. 14/840,989, filed Aug. 31, 2015, now U.S. Pat. No. 9,269,460, issuedFeb. 23, 2016, which is a continuation of U.S. patent application Ser.No. 14/150,659, filed Jan. 8, 2014, now U.S. Pat. No. 9,129,712, issuedSep. 8, 2015, which is a continuation of U.S. patent application Ser.No. 13/872,947, filed Apr. 29, 2013, now U.S. Pat. No. 8,670,283, issuedMar. 11, 2014, which is a continuation of U.S. patent application Ser.No. 12/922,425, filed Sep. 13, 2010, now U.S. Pat. No. 8,446,788, issuedMay 21, 2013, which is a 371 Application of PCT/US2009/040079, filedApr. 9, 2009, which is a continuation of U.S. patent application Ser.No. 12/082,136, filed Apr. 9, 2008, now U.S. Pat. No. 7,768,847, issuedAug. 3, 2010, each of which are hereby incorporated by reference hereinin their entirety.

BACKGROUND

The present invention relates to semiconductor devices and, inparticular, testing and repairing semiconductor memory devices.

A semiconductor device includes one or more integrated circuit (IC)devices, each of which includes many miniaturized circuits implementedin a single semiconductor substrate, commonly referred to as a “chip.”The IC devices are typically tested before they are used in order toensure their proper operation. The IC devices can be tested in a limitedfashion using built-in self test (BIST) circuitry that is implementedwithin the IC devices themselves. A more thorough test of an IC deviceis traditionally accomplished with complex external testing equipmentallowing to input various test patterns, codes, and data, and to stressthe circuitry of the IC device.

A common example of an IC device is a memory device implemented on asingle chip. The memory device includes multiple data storage elements,each of which is configured to store binary information. Examples ofmemory devices include random access memory (RAM) devices, such asdifferent DRAM and SRAM devices, read only memory (ROM) devices andother non-volatile memory devices such as FLASH memories. In some memorydevices, the data storage elements are individually addressable. Forexample, they can be arranged in an array of rows and columns, and thestored information can be accessed in a particular element in the arraybased on that element's row and column addresses.

Typically, the memory device includes primary data storage elements thatare intended to be used during normal operation, and redundant datastorage elements that are used to replace malfunctioning primary datastorage elements. When a memory test finds an erroneous primary datastorage element, a repair circuit is configured in the memory device toavoid the malfunctioning storage element and use instead a redundantdata storage element. For example, if one or more data storage elementsdo not properly operate in a row of a primary storage element array, therepair circuit switches to a redundant row of storage elements everytime the malfunctioning row is addressed.

In traditional memory devices, the repair circuits include “fusematching” blocks into which the address of the malfunctioning primarystorage elements are permanently “burned.” For example, the fusematching block can include fuses that can be permanently “blown” bylaser. Or the fuse matching block can include “anti-fuses” in whichselected capacitors can be permanently shorted by high voltage electricpulses to match the erroneous address.

During manufacturing of the chips, variations in the manufacturingprocesses may cause variations in the device parameters (such asthreshold voltage variations and sub-threshold leakage), resulting in“weak” data storage elements that are vulnerable to stress or otherexternal stimuli. Packaging the chips may exaggerate these variationsand cause malfunctions in the weak storage elements. After the memorydevice is packaged, matching a new malfunctioning address by using laserto blow fuses in its repair circuit may be difficult, or evenimpossible. Although the use of anti-fuses allows a transparent repairprocess in the packaged device, it involves costly development ofanti-fuse technologies. These difficulties can lead to increasedmanufacturing costs either due to the costly anti-fuse technology or dueto the discarding of entire packaged devices for a simple memory failurewhich can seriously affect the yield of the entire manufacturingprocess.

For example, a system-in-package (SiP) device includes a memory ICdevice and an application specific IC (ASIC) device in a single package.Before assembling the SiP device, the memory chip and the ASIC areseparately tested. At this stage, errors in the memory chip may berepaired by using laser to permanently blow one or more fuses in therepair circuit. But even if a single bit error happens in the memorychip when it is packaged together with the ASIC, that error cannot berepaired by using the laser to blow the fuses. Thus, the entire SiPdevice may be required to be discarded even if the ASIC operatesperfectly.

SUMMARY

A memory device can be programmed to repair primary data storageelements at power-up or in response to detecting their failure. In oneimplementation of such programmable memory repair scheme, the memorydevice includes a repair circuit having address matching registers,where each register can be programmed to identify malfunctioning storageelements. For example, each address matching register can be programmedby using an additional program signal together with existing addresslines that are also used for the address matching function of the repaircircuit.

In general, in one aspect, the present invention provides asemiconductor memory device that includes a plurality of data storageelements and a repair circuit. The data storage elements include primarydata storage elements and one or more redundant data storage elements,the primary data storage elements having respective addresses for memoryaccess operations. The repair circuit is programmable by anothersemiconductor device separate from the memory device to recognize amalfunctioning address of the primary data storage elements, wherein therepair circuit is configured to reroute memory access from a primarydata storage element having the recognized malfunctioning address to acorresponding redundant data storage element.

Particular implementations of the memory device can include one or moreof the following features. The repair circuit can include one or moreaddress matching registers that are configured to recognize themalfunctioning address of the primary data storage elements. The primarydata storage elements can be organized into primary rows or columns andthe redundant data storage elements can form a first redundant row orcolumn, respectively. The address matching registers can be programmableto reroute external access from a malfunctioning primary row or columnto the first redundant row or column, respectively. The address matchingregisters can be programmable to reroute external access from a singlemalfunctioning primary data storage element to a single one of theredundant data storage elements. The repair circuit can include addresslines to receive an address of the memory access operations, and therepair circuit can be further configured to use the address lines forprogramming the address matching registers. The repair circuit can usethe address lines in combination with a set pulse signal to program theaddress matching registers. The address matching registers can beprogrammable in a repair mode of the memory device. The repair circuitcan include a set pulse generating circuit configured to generate theset pulse signal in the repair mode in response to memory accessinstructions. The repair mode can be activated in response to a setmemory register instruction.

The set pulse generating circuit can be configured to generate the setpulse signal in the repair mode in response to activate, read, and writeinstructions. The memory device can be packaged, for example, withanother semiconductor device in a single package. The othersemiconductor device can include an application specific integratedcircuit.

In general, in another aspect, the present invention provides a systemthat includes a memory controller unit and a semiconductor memory devicecontrolled by the memory controller unit to perform memory accessoperations. The memory device includes a plurality of data storageelements and a repair circuit. The data storage elements include primarydata storage elements and one or more redundant data storage elements.The primary data storage elements have respective addresses for thememory access operations. The repair circuit includes one or moreaddress matching registers that are programmable by the memory controlunit after powering up the memory device, wherein the programmed addressmatching registers are configured to recognize a malfunctioning addressof the primary data storage elements and the repair circuit isconfigured to reroute memory access from a primary data storage elementhaving the recognized malfunctioning address to a correspondingredundant data storage element.

Particular implementations of the system can include one or more of thefollowing features. The memory controller unit can be implemented in afirst integrated circuit device and the memory device can be implementedin a second integrated circuit device. The memory controller unit caninclude a non-volatile memory to store repair information about themalfunctioning address. The memory controller unit can be configured toprogram the address matching registers based on the stored repairinformation. The memory controller unit can include a memory testfunction to test the primary data storage elements. The memorycontroller unit can be configured to program the address matchingregisters based on a result of the test. The memory control unit and thememory device can be assembled in a single package. The memory controlunit can be implemented in an application specific integrated circuit.

In general, in yet another aspect, the present invention provides amethod for operating a memory device including primary and redundantdata storage elements and a repair circuit with one or more addressmatching registers. The method includes storing a repair address in anon-volatile memory. The repair address indicates one or moremalfunctioning primary data storage elements. The method also includesproviding operational power for the memory device, entering into amemory setup mode to prepare the powered memory device for subsequentmemory access operations, in the memory setup mode, programming theaddress matching registers based on the stored repair address, andexiting the memory setup mode to allow the memory device to perform thememory access operations during which the address matching registers areconfigured to recognize the repair address and the repair circuit isconfigured to reroute the memory access operations from the primary datastorage elements to corresponding ones of the redundant data storageelements if the repair address is recognized.

Particular implementations of the method for operating the memory devicecan include one or more of the following features. Programming theaddress matching registers can include entering into a repair mode,providing the repair address to the repair circuit, activating one ormore of the address matching registers based on the provided repairaddress, and exiting the repair mode. Activating one or more of theaddress matching registers can include activating a first addressmatching register by a set pulse signal generated in response to amemory access instruction. The memory access instruction can include aread, write or row activate instruction. In the memory setup mode, oneor more memory access registers of the memory device can be set todefine parameters of the memory access operations. The memory device canbe tested to identify the repair address.

In general, in yet another aspect, the present invention provides amethod for testing a semiconductor memory device assembled in a singlepackage with a memory controller that is configured to control thememory device for memory access operations. The memory device includesprimary and redundant data storage elements and a repair circuit withone or more address matching registers. The method includes testing thememory device in the package, the test identifying one or moremalfunctioning primary data storage elements. The method furtherincludes storing a repair address corresponding to the malfunctioningprimary data storage elements in a non-volatile memory of the memorycontroller, and providing a repair unit in the memory controller, therepair unit configured to program the address matching registers of thememory device based on the stored address information in preparation forthe memory access operations, wherein the programmed address matchingregisters are configured to recognize the repair address based on whichthe repair circuit reroutes the memory access operations from themalfunctioning primary data storage elements to corresponding ones ofthe redundant data storage elements.

Particular implementations of the method for testing can include one ormore of the following features. The memory controller can be implementedin an application specific integrated circuit. The memory device and thememory controller can be separately tested before assembling in thesingle package. The repair unit can include software stored in thenon-volatile memory of the memory controller.

In general, in yet another aspect, the present invention provides asystem that includes a first integrated circuit device having a memorysetup function, and a second integrated circuit device connected to thefirst integrated circuit device and including a memory device having aplurality of data storage elements and a repair circuit. The datastorage elements include primary data storage elements and one or moreredundant data storage elements. The primary data storage elements haverespective addresses for memory access operations. The repair circuit isprogrammable by the memory setup function of the first integratedcircuit device after powering up the second integrated circuit, whereinthe programmed repair circuit is configured to recognize amalfunctioning address of the primary data storage elements and toreroute memory access from a primary data storage element having therecognized malfunctioning address to a corresponding redundant datastorage element.

Particular implementations can include one or more of the followingfeatures. The repair circuit can include one or more address matchingregisters that are programmable by the memory setup function of thefirst integrated circuit device after powering up the second integratedcircuit and the programmed address matching registers are configured torecognize the malfunctioning address of the primary data storageelements. The first and second integrated circuit devices can beassembled in separate integrated circuit packages. The separate packagescan be mounted on a single circuit board. The first and secondintegrated circuit devices can be assembled into a singlesystem-in-package device. The first integrated circuit device caninclude non-volatile memory storing information about the malfunctioningaddress which is used by the memory setup function to program the repaircircuit in the second integrated circuit.

In general, in yet another aspect, the present invention provides amethod for operating a system that includes a first integrated circuitdevice and a second integrated circuit device operably connected to thefirst integrated circuit device. The second integrated circuit deviceincludes a memory device having primary and redundant data storageelements. The method includes testing the memory device to identify oneor more malfunctioning primary data storage elements, storing at leastone repair address corresponding to the malfunctioning primary datastorage elements in a non-volatile memory of the first integratedcircuit device, and enabling a memory setup function in the firstintegrated circuit device to program a memory repair circuit in thesecond integrated circuit device based on the stored repair address inpreparation for memory access operations, wherein the programmed memoryrepair circuit is configured to reroute the memory access operationsfrom the malfunctioning primary data storage elements to correspondingones of the redundant data storage elements.

Particular implementations can include one or more of the followingfeatures. The repair circuit can include one or more address matchingregisters that are programmable by the memory setup function of thefirst integrated circuit device after powering up the second integratedcircuit and the programmed address matching registers are configured torecognize the repair address. The first and second integrated circuitdevices can be assembled in a single system-in-package device.

Particular embodiments can be implemented to realize one or more of thefollowing advantages. By using the programmable address matchingregisters, malfunctioning storage elements can be repaired in a memorydevice without the cumbersome process of blowing fuses or anti-fuses.Thus, the storage elements can be repaired without using lasers to blowthe fuses or high voltage pulses to short the anti-fuses. The addressmatching registers can be implemented on the chip in a smaller“real-estate” than that required by the fuses or anti-fuses. The addressmatching registers can be implemented in accordance with existing memorystandards, for example, as vendor specific mode registers. Duringprogramming, each of the address matching registers can be selectedusing the address lines of the primary data storage elements, and aselected register can be set by a simple pulse transmitted through asingle programming line. The storage elements can be repaired even afterthe memory device is packaged. Thus, the manufacturing yield can beincreased. In a SiP device, an external tester can identify themalfunctioning addresses. The malfunctioning addresses can be identifiedusing techniques that can access and test the memory thoroughly while inthe SiP package without bonding out all the memory pads to the packageballs. Such access and test techniques are described in a series ofpatents originally filed by Inapac Technology, Inc., of San Jose, Calif.(for chip testing within a multi-chip semiconductor package see, e.g.,U.S. Pat. Nos. 6,732,304 and 7,139,945; for testing integrated circuitdevices see, e.g., U.S. Pat. Nos. 6,754,866 and 7,103,815; for enteringtest mode and accessing a packaged semiconductor device see, e.g., U.S.Pat. No. 6,812,726; for internally generating patterns for testing in anintegrated circuit device see, e.g., U.S. Pat. No. 7,313,740; and forbonding pads for testing of a semiconductor device see, e.g., U.S. Pat.No. 6,882,171—the disclosure of these patents is incorporated herein byreference.) Information identifying the malfunctioning addresses can bestored in a non-volatile memory of the ASIC using standard protocols,such as JTAG. The storage elements can be repaired even aftermanufacturing, for example, by the customers. Previously foundmalfunctioning addresses can be stored in a non-volatile memory of acontroller which can program those addresses into the address matchingregisters at power up by a simple modification of the standard memorysetup procedure. The address matching registers can also be reprogrammedduring normal operation, for example, if a memory test findsmalfunctioning data storage elements. In a SiP device, the ASIC can runan internal memory test and program the address matching registerswithout any external test equipment. The reprogramming can includeadding or removing malfunctioning addresses. Once the address matchingregisters are programmed, the controller can avoid the malfunctioningstorage elements without implementing complicated address re-mappingschemes.

Further technical advantages are readily apparent to one skilled in theart from the following figures, descriptions, and claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic block diagram illustrating a system including amemory device with address matching registers according to one aspect ofthe invention.

FIGS. 2 and 3 are flowcharts illustrating methods for operating a memorydevice having address matching registers according to particular aspectsof the invention.

FIG. 4 is a schematic block diagram illustrating an exemplaryprogrammable address matching register according to one aspect of theinvention.

FIG. 5 is a schematic block diagram illustrating an exemplary circuitfor generating a set pulse for an address matching register according toone aspect of the invention.

FIG. 6 is a flowchart illustrating an exemplary method for testing SiPdevices according to one aspect of the invention.

FIG. 7 is a schematic block diagram illustrating an exemplary addressmatching circuit using multiple programmable address matching registers.

FIG. 8 is a flowchart illustrating an exemplary power up andinitialization sequence for the programmable memory repair scheme.

FIG. 9 is a schematic timing diagram illustrating an exemplaryimplementation of the sequence shown in FIG. 8.

Like numerals are used for like and corresponding parts in the variousdrawings.

DETAILED DESCRIPTION

FIG. 1 illustrates an exemplary system 100 according to one aspect ofthe invention. The system 100 can be operated according to aprogrammable memory repair scheme which allows repairing malfunctioningstorage elements even after the system 100 has been powered up.

The system 100 includes a memory device 110 and a controller 120connected to the memory device 110. The memory device 110 includesmultiple data storage elements and the controller 120 is configured tostore data in and read data from those data storage elements usingaddress lines 130, control lines 140, and data lines 150. The memorydevice 110 and the controller 120 are configured such that thecontroller 120 can program the memory device 110 to repair one or moreof its malfunctioning storage elements. Thus, the memory device can berepaired “on the fly” without permanently blowing fuses or antifuses.Once the memory device 110 is properly programmed to repair all of itsmalfunctioning storage elements, the controller 120 can control thememory device 110 as if all of its storage elements were fullyfunctional.

In one implementation, the memory device 110 and the controller 120 areimplemented in separate chips but assembled in a single package as a SiPdevice. For example, the memory device 110 can include a DRAM device andthe controller 120 can be implemented in an ASIC device and assembledwith the DRAM device in a single package. Alternatively, the memorydevice 110 and the controller 120 can be separately packaged. Or thememory device 110 and the controller 120 can be implemented in a singlechip. In other implementations, parts of the memory device 110 and thecontroller 120 can be distributed on multiple chips as best suited forthe corresponding applications.

The memory device 110 includes primary data storage elements 112,redundant data storage elements 114, and a programmable repair circuit116. The data storage elements 112 and 114 are configured to storebinary data. If the memory device 110 has no manufacturing or othererrors, it uses only the primary data storage elements 112. Theredundant storage elements 114 can be used to replace some of theprimary storage elements 112 if they do not operate properly. The repaircircuit 116 is programmable to replace a malfunctioning portion of theprimary storage elements 112 with the redundant storage elements 114.

The primary storage elements 112 are individually addressable by thecontroller 120 using the address lines 130. For example, the primarystorage elements 112 can be arranged in an array of rows and columns,and the controller 120 can use the address lines 130 to select aparticular storage element in a particular row and a particular column.In one implementation, the controller 120 uses the address lines 130 totransmit first a row address to select the particular row and totransmit subsequently a column address to select the particular storageelement in the previously selected row. Alternatively, the row andcolumn addresses can be simultaneously transmitted.

The redundant storage elements 114 serve as potential replacement ofmalfunctioning primary storage elements and, accordingly, typically thememory device 110 includes much less of them than from the primarystorage elements 112. The redundant storage elements 114 can beorganized to be compatible with the arrangement and addressing protocolof the primary storage elements 112. If the primary storage elements 112are arranged in an array of rows and columns and addressed in thesequence of row and column, the redundant storage elements 114 can beorganized in rows. If a particular storage element is malfunctioningamong the primary storage elements 112, the row of the malfunctioningstorage element can be replaced by an entire row of the redundantstorage elements 114. Alternatively, the redundant storage elements 114can be organized in columns to replace one or more malfunctioningcolumns based on their columns address. Or, both of the row and columnaddresses can be used to select one of the redundant storage elements114 as replacement of a single malfunctioning primary storage element.In fact, the redundant storage elements can be organized into any otherblock or other structure as suitable for the particular implementation.

The repair circuit 116 includes address matching registers 118 that thecontroller 120 can program to recognize addresses that are transmittedthrough the address lines 130. The programmed address matching registerscan be used to match an address of a malfunctioning element among theprimary storage elements 112. If the address matching registers 118indicate that an address includes one or more malfunctioning primarystorage elements, the repair circuit 116 disables the primary storageelements 112 and activates the corresponding portion of the redundantstorage elements 114. For example, if a particular row includes one ormore malfunctioning element in an array of the primary storage elements112 and the address of the particular row is transmitted through theaddress lines 130, the address matching registers 118 indicate that, atthis row address, the primary storage elements 112 include at least onemalfunctioning element, and the repair circuit 116 disables the primarystorage elements 112 and activates instead a corresponding row of theredundant storage elements 114.

The address matching registers 118 can be organized according to thestructure of the primary storage elements 112 and the addressingprotocol used to access those storage elements. If the primary storageelements 112 are organized in separately addressable rows, the addressmatching registers 118 can be configured to match the row address. Ifthe primary storage elements 112 are organized in separately addressablecolumns, the address matching registers 118 can be configured to matchthe column address. If the primary storage elements 112 are organizedinto multiple banks, the address matching registers 118 can be bankspecific. Or the address matching registers 118 can treat the multiplebanks as a single unit, without differentiating them.

The controller 120 is configured to control the memory device 110 usingthe address lines 130, the control lines 140 and the data lines 150. Thecontroller 120 includes a memory control unit 122 and a non-volatilememory 128. The memory control unit 122 directly controls the memorydevice 110 and the non-volatile memory 128 stores data that arenecessary for the operation of the control unit 122. For example, thenon-volatile memory 128 stores repair addresses 129 which indicatemalfunctioning primary storage elements in the memory device 110. Thecontroller 120 can also include additional functional units as requiredfor a particular application for which the controller 120 is designed.For example, the controller can be implemented in an ASIC device that ispackaged together with the memory device 110 according to a SiP design.

The memory control unit 122 includes a memory test function 124 and amemory setup function 126. The memory test function 124 is configured totest the proper operation of the memory device 110 and detect anymalfunctions of the primary storage elements 112. The memory testfunction 124 can also be configured to identify malfunctioning addressesof the primary data storage elements 112, and store the correspondingrepair addresses 129 in the non-volatile memory 128. In alternativeimplementations, the memory control unit 122 can be implemented withoutthe memory test function 124. If testing of the memory device 110 isrequired in such implementation, it can be performed by using externaltesting equipment. Based on the test results, the external testingequipment can also provide the repair addresses 129 for storing in thenon-volatile memory 128.

The memory setup function 126 prepares the memory device 110 forsubsequent normal operation. For example, the memory setup function 126can setup the structure and timing of the communications through theaddress and data lines 130 and 150. The memory setup function 126includes a repair unit 127 which is configured to program the repaircircuit 116 of the memory device 110 based on the repair addresses 129stored in the non-volatile memory 128. During memory setup, the repairunit 127 can use the control lines 140 to put the memory device 110 intoor out of a repair mode, the address lines 130 to transmit the repairaddresses 129 from the controller 120 to the memory device 110, and thecontrol lines 130 to set the address matching registers 118. Inalternative implementations, the repair unit 127 can use any othercombination of the address, control and data lines 130, 140 and 150 toprogram the address matching registers. Furthermore, the repair unit 127can operate independent of the memory setup unit 126, for example, underthe influence of external control.

Once the repair unit 127 has properly programmed the address matchingregisters 118, the memory control unit 122 can operate normally.Accordingly, the memory control unit 122 does not have to re-map orotherwise try to avoid the repair addresses 129. If a memory operation,such as a memory read or write, involves one of the repair addresses129, that address is sent to the memory device 110 under the normalprotocol of the memory operation. In the memory device, the address isreceived by the programmable repair circuit 116 which can use thereceived address and the address matching registers 118 to switch fromthe primary data storage elements 112 to the redundant data storageelements 114. Thus, the memory device 110 can appear to be fullyfunctional to the controller 120, even though some of its primarystorage elements 112 do not properly operate.

FIG. 2 illustrates an exemplary method 200 for controlling a memorydevice, such as the memory device 110 (FIG. 1), which has a programmablerepair circuit with address matching registers. The method 200 can beperformed by a controller, such as the controller 120 (FIG. 1), which isconnected to the memory device and is configured to operate the memorydevice under a standard memory access protocol. In one implementation,the method 200 is performed upon power-up. Alternatively or in addition,the method 200 can be performed any time when a memory malfunction isdetected.

The controller stores one or more repair addresses in a non-volatilememory (step 210). The repair addresses identify malfunctioning primarydata storage elements in the memory device. The repair addresses can beobtained by an internal or external test during manufacture or at a timeof power-up or any other time during normal operation.

The controller enters into a memory setup mode (step 220). During thesetup, the controller can prepare the memory device for subsequentmemory operations and set different registers therein to establishparameters for those operations. For example, the controller can setcommunication parameters, such as data length and delay for read andwrite operations.

In the memory setup mode, the controller programs the address matchingregisters in the memory device based on the repair addresses stored inthe non-volatile memory (step 230). As a result of the programming, theaddress matching registers are configured to recognize addresses thatwould require access to primary data storage elements that aremalfunctioning. If a malfunctioning address is recognized, the repaircircuit is configured to switch to the corresponding redundant storageelements.

After completing the memory setup, the controller enters into the normalmemory control mode (step 240). In the normal mode, the controller doesnot need to worry about any malfunctioning address in the memory device.Thus, the controller is not required to remap or otherwise try to avoidthe malfunctioning addresses.

In one implementation, the controller is included in an ASIC device thatstores each bit of the malfunctioning address. In addition, the ASICdevice can store one additional bit, which functions as a “repair flag”to indicate whether memory repair is required or not during the memorysetup. If no memory repair is required, the memory controller in theASIC uses the normal sequence of operations to power up the memory. Ifmemory repair is required, the memory controller can add a memory repairprogramming sequence after or combined with the normal power-upsequence. Such modular programming allows for an easy implementation ofthe memory controller, which can use the standard programming sequencefor power-up.

Deep Power Down (DPD) is a state in which power (VDD and VDDQ) iscontinuously applied while all other operations, including clock signalgeneration, are suspended. When exiting the Deep Power Down mode, thestandard power-up sequence can be used without including the memoryrepair programming sequence. Indeed, as long as the power supply to thememory is not removed, there is no need to repeat the memory repairprogramming sequence.

FIG. 3 illustrates an exemplary method 300 for programming addressmatching registers in a memory device, such as the memory device 110(FIG. 1). The method 300 can be performed by a controller, such as thecontroller 120 (FIG. 1), which is connected to the memory device withaddress and control signal lines, such as the address and control lines130 and 140 (FIG. 1). In one implementation, the method 300 is performedas a part of the programming step 230 in the memory controlling method200 (FIG. 2).

The controller enters into a repair mode (step 310). In the repair mode,the controller sends a control signal to the memory device to indicatethat subsequent control refers to programming address matching registersin a repair circuit of the memory device.

The controller verifies whether the non-volatile memory stores anymalfunctioning addresses to be repaired (decision 320). If nomalfunctioning address should be repaired (“NO” branch of decision 320),the controller exits the repair mode and sends a corresponding controlsignal to the memory device (step 330). If one or more malfunctioningaddresses should be repaired (“YES” branch of decision 320), thecontroller selects a next repair address and transmits the selectedrepair address through the address lines to the memory device (step340). In the memory device, the repair circuit enables the addressmatching registers that correspond to the received repair address, andthe controller sets the enabled address matching registers to match thataddress (step 350).

For example, if the repair address corresponds to a row of the primarystorage elements, the controller sets the address lines to transmit therow address (step 340), and subsequently sends an instruction toactivate the current row. In the repair mode, the received addressenables the corresponding address matching registers, and the rowactivating instruction generates a pulse to set the enabled registersinto their active state (step 350).

After setting the address matching registers of the current address, thecontroller verifies whether the non-volatile memory stores any moremalfunctioning addresses to be repaired (decision 320). If nomalfunctioning address is left (“NO” branch of decision 320), thecontroller exits the repair mode and sends a corresponding controlsignal to the memory device (step 330). If one or more malfunctioningaddresses still should be repaired (“YES” branch of decision 320), thecontroller sets the current address on the address lines to the nextrepair address (step 340) and activates the corresponding addressmatching registers (step 350), until all repair addresses are programmedinto the address matching registers of the memory device.

In one implementation, the controller uses a standard memory accessprotocol to setup the memory device and program its address matchingregisters. For example, the controller can use memory register set (MRS)instructions, such as user defined MRS instructions, referred here asInapac MRS (IMRS) instructions, to put the memory device into the repairmode. The controller can also use standard activate (ACT), read (RD),and write (WR) instructions to set the address matching registers in therepair mode. For the memory setup, an exemplary power-up sequence caninclude the following controller instructions:

< . . . Standard memory setup instructions, such as “PRE” (precharge)>;

<IMRS (putting the memory into repair mode)>;

<Row Address (of the malfunctioning storage element)>;

<ACT (activate row to set the corresponding address matching register>;

< . . . optional other standard memory setup instructions, such as PRE>;

<IMRS (exiting from the repair mode)>;

<standard memory setup . . .

e.g., standard MRS (memory register set) and

EMRS (extended memory register set)>.

In the above example, the controller provides the Row Address on theaddress lines and sets the address matching register corresponding tothe malfunctioning row by the ACT instruction in the repair mode. Inaddition, the controller can provide a Column Address of themalfunctioning storage element on the address lines and set an addressmatching register corresponding to that row by a read RD or write WRinstruction in the repair mode. Thus, MRS and standard ACT, RD or WRinstructions can be used in the repair mode to program the addressmatching registers. In alternative implementations, any other standardor non-standard protocol can be used to program the address matchingregisters.

An exemplary power up and initialization sequence for the programmablememory repair scheme is shown in FIG. 8 and FIG. 9 as discussed below inmore detail.

FIG. 4 illustrates an exemplary address matching circuit 400. Theaddress matching circuit 400 can be implemented in a memory device, suchas the memory device 110 (FIG. 1).

The address matching circuit 400 includes an address matching register410, a first transistor 440 that is serially coupled with a secondtransistor 460. Optionally, the address matching circuit 400 alsoincludes some other circuitry, such as circuit element 480, which isrequired for a particular implementation. The address matching register410 can be implemented using a latch or any other static memory element,and the first and second transistors 440 and 460 can be replaced withany suitable switching circuit element.

The address matching register 410 receives an address signal 420 and aset pulse signal 430. The address signal 420 enables writing into theaddress matching register 410 and the set pulse signal 430 is configuredto activate the enabled register 410. With a default inactive setting,the address signal 420 and the set pulse signal 430 can be used toprogram the address matching register 410, for example, in a repair modediscussed above with reference to FIG. 3. Once activated by the setpulse signal 430 during the repair mode, the address matching register410 remains in the active state until the entire repair circuit 400 isreset.

The address matching register 410 outputs a “repair” signal 450 havingan inactive level (corresponding to “0”) if the address matchingregister 410 is not activated, and an active level (corresponding to“1”) if the address matching register 410 is activated. The repairsignal 450 drives the first transistor 440 and the address signal 420drives the second transistor 460, which generates an output signal 470.If the address matching register 410 is inactive, the repair signal 450is also inactive and closes the first transistor 440. As the firsttransistor 440 is closed, the output signal 470 is independent from theserially coupled second transistor 460, which is driven by the addresssignal 420. Thus, the output signal 470 is independent of the addresssignal 420, and does not indicate any address match. On the other hand,if the address matching register 410 is active, the repair signal 450 isalso active and opens the first transistor 440. As the first transistor440 is open, the output signal 470 will depend on whether the seriallycoupled second transistor 460 is open or closed. As the secondtransistor 460 is driven by the address signal 420, the output signal470 will depend on the address signal 420, and indicate if the receivedaddress signal 420 is active. Thus, the address matching function of thecircuitry 400 is activated.

In one implementation, the primary storage elements are arranged inrows, and each row has a corresponding address matching circuitry 400.In this implementation, the address signal 420 is active only if thecorresponding row is selected. Thus, the address matching circuitry 400matches the address signal 420 by changing the output signal 470, whichcan be used by further circuitry to disable the corresponding row of theprimary storage elements and activate instead a row of redundant storageelements. In alternative implementations, the output of multiple addressmatching circuitry 400 can be combined by logical operations to matchparticular repair addresses.

In the implementation shown in FIG. 4, the address matching circuitry400 requires only one additional signal line, namely that for the setpulse signal 430, compared to prior art implementations which used alaser fuse circuit instead of the address matching register 410. Inthose prior art implementations, the address signal 420 was used for theaddress matching functionality, but no set pulse signal 430 wasrequired, as the repair circuit was activated by blowing the laser fusewhich, in turn, determined the value of the repair signal 450. In theaddress matching circuitry 400, the address signal 420 is used not onlyfor the address matching functionality, but also for selecting theaddress matching register 410 for programming in the repair mode. Thus,programming the address matching register 410 can be implemented byadding to the prior art designs only one additional signal line, thatfor the set pulse signal 430. In alternative implementations, theaddress matching register 410 can receive any other additional signals,for example, signals for selectively reset circuit elements.

FIG. 5 illustrates an exemplary pulse generating circuit 500 that can beused to generate a set pulse for an address matching register of amemory device which is programmed during a repair mode, as discussedabove with reference to FIGS. 1-4.

The pulse generating circuit 500 includes a NAND gate 510 which isconnected to a NOR gate 520 using two paths, one direct path and anotherthrough a delay element 530 and an inverter 540. The NAND gate receivesa PRG signal 550 and a RAS signal 560. The PRG signal's active valueindicates that the memory device is in the repair mode, and programmingthe address matching registers is enabled. In contrast, if the PRGsignal is inactive, the output of the NAND gate remains at an activelevel “1” which, in turn, sets the output of the NOR gate 520 to aninactive level “0”. In the present example, the RAS signal 560 is a rowactivating signal. Instead of the RAS signal 560, alternativeimplementations can use any other signal which can be controlled from acontroller and thus allow programming the address matching registers.For example, the controller can send ACT, RD, or WR instructions to thememory device in the repair mode and, instead of the RAS signal 560, thepulse generating circuit 500 can use internal signals derived from thoseinstructions.

In the repair mode, the PRG signal 550 is active and the NAND gate'soutput depends on the RAS signal 560. If the RAS signal 560 isactivated, the output of the NAND gate 510 transitions to a low level(“0”) from its prior high level (“1”). The NOR gate 520 receives thistransition to low signal level, on one hand, directly and, on the otherhand, through the delay element 530 and the inverter 540 which delay andreverse the transition, which accordingly goes to high level from itsprior low. Due to the delay, low signal levels overlap at the two inputof the NOR gate 520 for a short time. For that short time, the output ofthe NOR gate 520 goes high. After the delay, the inverter 540 drives oneof the NOR gate's input high, and accordingly its output low. Thus, thecircuit 500 generates a short pulse which can be used to program theaddress matching registers.

FIG. 6 illustrates a method 600 implemented by a system for testing andprogramming SiP devices that include an ASIC and a memory device in asingle package. The memory device has programmable address matchingregisters, and the ASIC is configured to program and control the memorydevice as discussed above.

The system tests the memory and ASIC devices separately (step 610).After passing the separate tests, the memory device and the ASIC areassembled in a single package (step 620). After the assembly, the systemtests the memory device and the ASIC within the package (step 630), andchecks whether the test results are acceptable (decision 640). If boththe ASIC and the memory device pass the test (“YES” branch of decision640), the system approves the packaged SiP device for normal operation(step 650). If either element of the packaged device fails the test(“NO” branch of decision 640), the system verifies whether the packageddevice can be repaired (decision 660). If the ASIC has failed or thememory device cannot be repaired by programming its address matchingregisters (“NO” branch of decision 660), the system discards thepackaged device (step 680). If the ASIC has passed the test and thememory device has address matching registers available for the repair(“YES” branch of decision 660), the system programs the address matchingregisters of the memory device based on the malfunctioning address to berepaired (step 670). Optionally, the system can store the repair addressinto a non-volatile memory of the ASIC.

After the repair, the system performs a new memory test (step 630), andverifies whether the repaired memory has passed. If it has (“YES” branchof decision 640), the system approves its normal operation (step 650).The repair addresses can be stored in the non-volatile memory of theASIC at this point (if it was not stored before), or the system canstore the repair addresses in a document or software shipped with thepackage device. If the repair of the memory did not work (“NO” branch ofdecision 640), the system judges again whether another repair ispossible (decision 660), and if the memory cannot be repaired (“NO”branch of decision 660), the system discards the entire packaged device(step 680).

The method 600 can be used to increase yield during manufacturing,because it allows simple repairs of the memory device even afterpackaging the ASIC and the memory device together. The increase of theyield is possible, because the packaging causes failure typically onlyin a few primary data storage elements, which can be repaired with thetechniques discussed above. Furthermore, increasing the yield even byonly a few percent is important for SiP devices, which would beotherwise discarded even though their ASIC is fully functional and theirmemory has only a few failing storage elements.

FIG. 7 illustrates an exemplary implementation of an address matchingcircuit 700 that can be implemented in a memory device, such as thememory device 110 (FIG. 1).

The address matching circuit 700 includes multiple address matchingregisters 710, 711, . . . , and 717. Each of the address matchingregisters 710-717 receives a respective component <0>, <1>, . . . or <7>of an address signal 720 (also labeled as A<0:7>) which can be, forexample, a row address or a column address. The components A<0:7> of theaddress signal 720 can be used to select one of the registers 710-717for programming in the repair mode. The selected register can beactivated by a set pulse signal 730, which is received in the addressmatching circuit 700 through differential signal lines S and S*. In oneimplementation, the differential signal lines S and S* are driven by asingle input line from which the differential signal components S and S*are derived using direct and inverted connections. After the setup pulsesignal 730 is received, the programmed register actives a correspondingone of repair signal 750 s and, in turn, the activated repair signal 750drives a respective one of repair transistors 740 (also labeled asN0-N7).

The same components A<0:7> of the address signal 720 are also receivedby respective address matching transistors 760 (also labeled as N8-N11and N14-N17). The address matching transistors 760, in combination withthe repair transistors 740, generate an address matching output 770based on the address signal 720 and the repair signals 750 generated bythe programmed address matching registers 710-717. Thus, the sameaddress signals 720 can be used for programming the registers 710-717 inthe repair mode, and for matching addresses during normal operation.Accordingly, only one set of addressing lines are required, and only theset pulse signal 730 needs to be added for programming the registers710-717.

If the address signal 720 is a row address, the address matching output700 can be used to activate a redundant row when one of the rowaddresses A<0:7> point to a malfunctioning row of the primary datastorage elements. Thus, the malfunctioning row can be repaired “on thefly” without the need of blowing fuses (or antifuses). In alternativeimplementations, the address matching registers 710-717 can beimplemented for matching a column address. By using appropriate logicalcombinations and operations, the address matching registers 710-717 canbe used for any other addressing scheme.

FIG. 8 illustrates an exemplary method 800 for powering up andinitializing a memory device, such as a DRAM device, in accordance withan exemplary implementation of the programmable memory repair scheme.For example, the method 800 can be performed by the system 100 thatincludes the controller 120 (FIG. 1) to power up and initialize thememory device 110 (FIG. 1).

The system applies power, such as VDD and VDDQ, simultaneously to thememory device (step 810). If the system uses SiPLink™ technology, thesystem can apply VDQT as well. After pausing for a short time (fromabout 10 μs to about 10 ms) to allow the power supply to stabilize (step820), the system enables the clock and applies a stable clock signal tothe memory device for at least 200 μs (step 830). The system enablesinput drivers of the memory device and sets all inputs to the samelogical level (HIGH or LOW) (step 840). The system applies aPrecharge-All command to the memory device and pauses for apredetermined precharge time period tRP (step 850). After applying twoor more Auto Refresh cycles (step 860), the system sets registers in thememory device using standard MRS and EMRS commands (step 870).

After setting the standard registers, the system programs the addressmatching registers in the memory device to repair a malfunctioning row(step 880). During the repair phase, the system first applies an InapacMode Register Set (IMRS) command to have the memory device enter intothe repair mode (step 882). Next, the system applies to the memorydevice an ACT command with an address of the malfunctioning row thatneeds to be replaced with a redundant row and waits for a predeterminedrow-active time period tRAS (step 884). The system applies again aPrecharge-All command to the memory device and pauses for thecorresponding predetermined precharge time period tRP (step 886). Thesystem then applies another IMRS command to have the memory device quitfrom the repair mode (step 888).

FIG. 9 illustrates an exemplary timing diagram 900 for implementing theprogrammable memory repair scheme using the Inapac Mode Register Set(IMRS) command as discussed above with reference to FIG. 8. The timingdiagram 900 illustrates the detailed timing of multiple input signalsthat are received by the memory device during the initialization method800. These input signals include a clock signal (CK) 910, a clock enablesignal (CKE) 920, command signals (CS, RAS, CAS, WE) 930, addresssignals 940 and bank selection signal (BA) 950.

Although the present invention and its advantages have been describedwith reference to particular implementations, it should be understoodthat various changes, substitutions, and alterations can be made thereinwithout departing from the spirit and scope of the invention as definedby the appended claims. For example, although particular semiconductordevices and device packages have been discussed, the describedtechniques can be used for other devices and device packages; or stepsin the described methods can be performed in different order and stillprovide desirable results. Thus, the described techniques are notlimited to SiP devices, and can be implemented in, for example,package-on-package (PoP) or package-in-package (PiP) structures, singlein-line memory modules (SIMMs), IC boards, personal computers, networkservers, or any other device structure. The described techniques orportions of them can be implemented in software, hardware, or acombination of software and hardware. For example, some method steps orfunctional elements can be implemented in firmware, while others can be“hardwired.” Furthermore, the techniques which are described in detailwith reference to a particular structure, such as rows of data storageelements, can also be applied to other arrangements, for example, tocolumns. Also, the techniques of the present invention can be combinedwith prior art techniques. For example, the programmable registers ofthe present inventions can be combined with prior techniques such asthose using laser fuses or anti fuses. In particular implementations,such combinations can provide additional advantages. For example, thelaser fuses can be used to repair primary data storage elements beforepackaging, and the programmable registers can be used for repair afterpackaging. Such variations can be implemented with few modifications oradditional elements. For example, a flag can be added to indicatewhether the laser fuse bank or the programmable registers are used toactivate certain redundant data storage elements, and the flag can bestored in a laser fuse ID circuit which identifies the fuses with alaser fuse ID tag, such as a 40-bit tag. The fuse ID information can beread from the laser fuse ID circuit, for example, in the test mode (ReadFuse ID mode) using designated test data lines or multiplexed pins.Alternatively, the flag can be incorporated in the laser fuse bank.

Thus, the discussion included in this application is intended to serveas a basic description. It should be understood that the specificdiscussion may not explicitly describe all embodiments possible; manyalternatives are implicit. It also may not fully explain the genericnature of the invention and may not explicitly show how each feature orelement can actually be representative of a broader function or of agreat variety of alternative or equivalent elements. Again, these areimplicitly included in this disclosure as it would be understood by askilled artisan. Where the invention is described in device-orientedterminology, each element of the device implicitly performs a function.Neither the description nor the terminology is intended to limit thescope of the claims.

What is claimed is:
 1. A controller comprising: an internal memory tostore an address; and a memory control unit operatively coupled with theinternal memory, the memory control unit comprising logic to: identify amalfunctioning row address within an external memory device; store themalfunctioning row address in the internal memory; transmit a firstregister setting command to initiate a row repair mode in the externalmemory device; transmit an activation command comprising an indicationof the malfunctioning row address to be repaired; transmit a prechargecommand; and transmit a second register setting command to terminate therow repair mode in the external memory device.
 2. The controller ofclaim 1, wherein the precharge command comprises a precharge-allcommand.
 3. The controller of claim 1, wherein the activation command toinitiate a repair of the malfunctioning row address using redundant datastorage elements and an indication of an address associated with themalfunctioning row address in an address matching register.
 4. Thecontroller of claim 1, wherein the activation command to initiate arepair of the malfunctioning row address without blowing fuses in theexternal memory device.
 5. The controller of claim 1, wherein the firstregister setting command comprises a mode register set (MRS) command. 6.The controller of claim 1, wherein the memory control unit is totransmit the precharge command a predetermined row-active time periodafter transmitting the activation command.
 7. The controller of claim 1,wherein the external memory device comprises dynamic random accessmemory (DRAM).
 8. A method comprising: identifying a malfunctioning rowaddress within an external memory device; storing the malfunctioning rowaddress in an internal memory; transmitting a first register settingcommand to initiate a row repair mode in the external memory device;transmitting an activation command comprising an indication of themalfunctioning row address to be repaired; transmitting a prechargecommand; and transmitting a second register setting command to terminatethe row repair mode in the external memory device.
 9. The method ofclaim 8, wherein the precharge command comprises a precharge-allcommand.
 10. The method of claim 8, wherein the activation command toinitiate a repair of the malfunctioning row address using redundant datastorage elements and an indication of an address associated with themalfunctioning row address in an address matching register.
 11. Themethod of claim 8, wherein the activation command to initiate a repairof the malfunctioning row address without blowing fuses in the externalmemory device.
 12. The method of claim 8, wherein the first registersetting command comprises a mode register set (MRS) command.
 13. Themethod of claim 8, further comprising: waiting a predeterminedrow-active time period after transmitting the activation command beforetransmitting the precharge command.
 14. The method of claim 8, whereinthe external memory device comprises dynamic random access memory(DRAM).
 15. A controller comprising: an internal memory to store anaddress; and a memory control unit operatively coupled with the internalmemory, the memory control unit comprising logic to: transmit a firstregister setting command to initiate a row repair mode in an externalmemory device; transmit an activation command comprising an indicationof a malfunctioning row address to be repaired; transmit a prechargecommand; and transmit a second register setting command to terminate therow repair mode in the external memory device.
 16. The controller ofclaim 15, wherein the precharge command comprises a precharge-allcommand.
 17. The controller of claim 15, wherein the activation commandto initiate a repair of the malfunctioning row address using redundantdata storage elements and an indication of an address associated withthe malfunctioning row address in an address matching register.
 18. Thecontroller of claim 15, wherein the activation command to initiate arepair of the malfunctioning row address without blowing fuses in theexternal memory device.
 19. The controller of claim 15, wherein thefirst register setting command comprises a mode register set (MRS)command.
 20. The controller of claim 15, wherein the memory control unitis to transmit the precharge command a predetermined row-active timeperiod after transmitting the activation command.